PTO/SB/05 (08-00)

Please type a plus sign (+) inside this box \pm

Approved for use through 10/31/2002 OMB 0651-0032 U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

The state of the s		
Attorr	ney Docket No.	W2K1070
First I	nventor	OH ET AL.
		TRUCTURE OF SEMICONDUCTO
Title	CHIPS AND S	SEMICONDUCTOR PACKAGE
Expres	HISTNG TT	o FI. 894893805 IIS

TOTAL TAL	Title CHIPS AND SEMICONDUCTOR PACKAGE				
(Only for new nonprovisional applications under 37 CFR 1.53(b))	USING IT Express Mail Label No. EL 894893805 US				
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents 1.	Assistant Commissioner for Patents Box Patent Application Washington, DC 20231 7. CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix) 8. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. Computer Readable Form (CRF) b. Specification Sequence Listing on: i. CD-ROM or CD-R (2 copies); or ii. paper c Statements verifying identity of above copies ACCOMPANYING APPLICATION PARTS 9. X Assignment Papers (cover sheet & document(s)) 10. 37 CFR 3 73(b) Statement X Power of (when there is an assignee) 11. English Translation Document (if applicable) 12. Information Disclosure Statement (IDS)/PTO-1449 13. Preliminary Amendment 14. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 15. X Certified Copy of Priority Document(s) (if foreign priority is claimed) 16. Other:				
Frior application information Examiner Group / Art Unit For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.					
18. CORRESPONDENCE ADDRESS					
Customer Number or Bar Code Label 2.3.5 04 (toget Customer Number or Affect Fer and a jubel here) Or Correspondence address below					
Name					
Address					
City	State Zip Code				
Country Te	lephone Fax				
Name (Print/Type) Jeffrey D. Moy	Pagistration No. (Attawns://				
Signature Whyen	Registration No. (Attorney/Agent) 39,307				

Burden Hour Statement This form is estimated to take 62 hours to complete Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SENJ. TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

12-17-01

PTO/SB/17 (10-01)
Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE to a collection of information unless it displays a valid OMB control area. Under the Paperwork Reduction Act of 1995, no persons are required to re

FEE TRANSMITTAL for FY 2002

Patent fees are subject to annual revision.

TOTAL	AMOUNT	OF I	PAY	MENT
-------	---------------	------	-----	------

丰

(\$)	1,	080

capana to a concession of fine matter unless it displays a valid Gwib control number			
Complete if Known			
Application Number			
Filing Date			
First Named Inventor	OH ET AL.		
Examiner Name			
Group Art Unit			
Attorney Docket No	W2K1070		

METHOD OF PAYMENT	FEE C	CALCULATION (continued)	
The Commissioner is hereby authorized to charge	ADDITIONAL FEES		
indicated fees and credit any overpayments to	Large Small		
Account Number 23-0830	Entity Entity Fee Fee Fee	Fee Description	Fee Paid
Deposit	Code (\$) Code (\$)	ree Description	1 ee Falu
Account WEISS & MOY, P.C.	105 130 205 65 Surci	charge - late filing fee or oath	
Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17		charge - late provisional filing fee or er sheet	
Applicant claims small entity status	139 130 139 130 Non-	-English specification	
See 37 CFR 1 27	147 2,520 147 2,520 Forf	filing a request for ex parte reexamination	
2. X Payment Enclosed:		uesting publication of SIR prior to	
X Check Credit card Money Other		miner action	
FEE CALCULATION		uesting publication of SIR after miner action	
1. BASIC FILING FEE	115 110 215 55 Exte	ension for reply within first month	
Large Entity Small Entity	116 400 216 200 Exter	ension for reply within second month	
Fee Fee Fee Fee Description Code (\$) Code (\$) Fee Paid	117 920 217 460 Exter	ension for reply within third month	
101 740 304 370 Heilite films for	118 1,440 218 720 Exter	ension for reply within fourth month	
106 330 206 165 Design filling fee 740	128 1,960 228 980 Exter	ension for reply within fifth month	
107 510 207 255 Plant filing fee	119 320 219 160 Notic	ce of Appeal	
108 740 208 370 Reissue filing fee	120 320 220 160 Filing	g a brief in support of an appeal	
114 160 214 80 Provisional filing fee	i21 280 221 140 Requ	uest for oral hearing	
7/0	38 1,510 138 1,510 Petiti	tion to institute a public use proceeding	
SUBTOTAL (1) (\$) 740	40 110 240 55 Petiti	tion to revive - unavoidable	
2. EXTRA CLAIM FEES	41 1,280 241 640 Petiti	tion to revive - unintentional	
Extra Claims below Fee Paid	42 1,280 242 640 Utility	y issue fee (or reissue)	
Total Claims 32 -20** = 12 X 18 = 216 Independent	43 460 243 230 Desig	gn issue fee	
Claims	44 620 244 310 Plant	t issue fee	
Multiple Dependent = -0-	22 130 122 130 Petiti	ions to the Commissioner	
lavna Fatitu A. W. F. W.	23 50 123 50 Proce	essing fee under 37 CFR 1.17(q)	
Large Entity Small Entity Fee Fee Fee Fee Fee Description	26 180 126 180 Subm	mission of Information Disclosure Stmt	
Code (\$) Code (\$) 103 18 203 9 Claims in excess of 20		ording each patent assignment per erty (times number of properties)	40
102 84 202 42 Independent claims in excess of 3 104 280 204 140 Multiple dependent claim, if not paid		g a submission after final rejection CFR § 1 129(a))	
104 280 204 140 Multiple dependent claim, if not paid 109 84 209 42 ** Reissue independent claims over original patent		each additional invention to be mined (37 CFR § 1.129(b))	
110 18 210 9 ** Reissue claims in excess of 20	79 740 279 370 Requ	uest for Continued Examination (RCE)	
and over original patent	69 900 169 900 Requ	uest for expedited examination design application	
SUBTOTAL (2) (\$) 300	ther fee (specify)	<u> </u>	
**or number previously paid, if greater; For Reissues, see above	Reduced by Basic Filing Fee P	Paid SUBTOTAL (3) (\$)	40

SUBMITTED BY				Complete (#	applicable)
Name (Print/Type)	Jeffrey D. Moy	Registration No. (Attorney/Agent)	39,307	Telephone	(480) 994-8888
Signature	Mysem			Date	12-11-2001

Date December 11, 2001

I hereby certify that this "EXPRESS MAIL" package is being deposited with the United States Postal Service "EXPRESS MAIL" to provide service under 37 CFR 1.10 on the date indicated above to the following address: Assistant Commissioner For Patents, Washington, D.C. 20231.

Shirley I. Brown

APPLICANT:	ОН	ЕТ	AL.	
------------	----	----	-----	--

APPLICATION TITLE:

STACKING STRUCTURE OF SEMICONDUCTOR

CHIPS AND SEMICONDUCTOR PACKAGE

U.S. SERIAL NUMBER:

USING IT

FILING DATE:

TYPE OF INFORMATION ENCLOSED

[x]	CHECK NUMBER 09275	OR \$ 1,080.
[x]	DRAWINGS (<u>13</u> Sheet(s) Enclose	ed)
[.x.]	NEW PATENT APPLICATION	
[]	PCT PATENT APPLICATION	
[x]	OTHER: Certified Copy of Prior	ity Decument

STACKING STRUCTURE OF SEMICONDUCTOR CHIPS AND SEMICONDUCTOR PACKAGE USING IT

5

Kwang Seok Oh Jong wook Park Young Kuk Park Byoung Youl Min

10

15

20#

The state of the s

FIELD OF THE INVENTION

The present invention relates to semiconductor chips, and more particularly, to a stacking structure of semiconductor chips and a semiconductor package using it in which a conductive wire can be electrically insulated while a conductive wire is contacted with a lower surface of an upper semiconductor chip thereby preventing mechanical damage of the wire, and also diminishing a total thickness of the stacking structure.

BACKGROUND OF THE INVENTION

As electronic devices get smaller, the components within these devices must get smaller as well. Because of this, there has been an increased demand for the miniaturization of components and greater packaging density. Integrated Circuit (IC) package density is primarily limited by the area available for die mounting and the height of the package. One way of increasing the density is to stack multiple die vertically in an IC package. Stacking multiple die will maximize function and efficiency of the semiconductor package.

30

25

5

In order to stack multiple die vertically in an IC package, an adhesive layer is required between the vertically stacked die. However, presently stacked IC packages require an extraordinarily thick adhesive layer between each die. The thick adhesive layer is necessary in order to prevent the conductive wire of the lower die from contacting the bottom surface of the upper die thereby preventing an electrical short. Unfortunately, the thickness of the adhesive layer limits the number of die that may be vertically stacked in the IC package.

Therefore, a need existed to provide a device and method to overcome the above problem.

SUMMARY OF THE INVENTION

A semiconductor package and a method of producing the same has a substrate. A first semiconductor chip is coupled to a surface of the substrate. The first semiconductor chip has a first and second surfaces which are substantially flat in nature. An adhesive layer is coupled to the second surface of the first semiconductor chip. A second semiconductor chip having first and second surfaces which are substantially flat in nature is further provided. An insulator is coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds. The second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.

10

The state of the same of the s

15

Marie Amil

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 illustrates a sectional view of one embodiment of the present invention;
- FIG. 1A and 1B are magnified views of circle I as shown in FIG. 1;
- FIG. 2 illustrates a sectional view of another embodiment of the present invention;
- FIG. 2A and 2B are magnified views of circle II as shown in FIG. 2;
- FIG. 3 illustrates a sectional view of another embodiment of the present invention;
- FIG. 3A and 3B are magnified views of circle III as shown in FIG.3;
- FIG. 4 illustrates a sectional view of another embodiment of the present invention;
- FIG. 4A is a magnified view of circle IV as shown in FIG.4;
 - FIG. 5 illustrates a sectional view of another embodiment of the present invention;
- FIG. 6 illustrates a sectional view of another embodiment of the present invention; and

25

FIG. 7 illustrates a sectional view of another embodiment of the present invention.

Common reference numerals are used throughout the drawings and detailed description to indicate like elements.

5

DETAILED DESCRIPTION

Referring to FIG. 1, a sectional view of one embodiment of the present invention is shown. FIG.1 illustrates a stacking structure 11 of a semiconductor chip wherein a substrate 7 having a substantially plate form, is provided. As is generally known, a printed circuit board, a circuit tape, a circuit film, a lead frame or the like may be used as the substrate 7. This is only a matter of selection by a person skilled in the art, and, therefore, this does not adversely influence the present invention.

As shown in FIG. 1, a first semiconductor chip 1 is bonded on a top surface of the substrate 7. The semiconductor chip 1 includes a first surface 1a and a second surface 1b, which are substantially flat in nature. A plurality of input-output pads 1c are formed on the second surface 1b of the first semiconductor chip 1.

There is an edge pad type semiconductor chip 1 in which a plurality of input-output pads 1c are formed at the inner circumference of the second surface 1b. A center pad type semiconductor chip will be described with reference to FIG. 4 hereafter.

5

An adhesive layer 3 having a predetermined thickness is bonded on the inside of the second surface 1b of the first semiconductor chip 1, excluding the input-output pads 1c. The adhesive layer 3 may include such substances as a nonconductive liquid phase adhesive, a nonconductive adhesive tape or other substances that are commonly known in the art for semiconductor chip attachment.

The adhesive layer 3 serves as an adhesive bonding to the second semiconductor chip 2 on the second surface 1b of the first semiconductor chip 1. Here, it is possible for the adhesive layer 3 to be formed in the same thickness as a loop height of a first conductive wires 5 mentioned below or a smaller thickness than the loop height. However, when the thickness of the adhesive layer 3 is thinner than the loop height, it is desirable that the thickness of the adhesive layer 3 is to be more than about 80% of the loop height. This will be described in detail hereafter.

Continuously, the input-output pads 1c of the first semiconductor chip 1 and the substrate 7 can be bonded to each other by the first conductive wires 5, such as gold or copper or aluminum wires or by its equivalent. This is performed by a conventional normal wire bonding manner which will be described hereafter. It should be noted that the listing of the different types of wires is just used as an example and should not be seen as to limit the scope of the present invention.

W2K1070 -5-

25

5

Continuously, a second semiconductor chip 2 having a first surface 2a and a second surface 2b, which are substantially flat in nature, is placed on the upper part of the adhesive layer 3. A plurality of input-output pads 2c are formed on the second surface 2b of the second semiconductor chip 2.

An insulator 4 is formed on the first surface 2a of the second semiconductor chip 2. That is, the insulator 4 formed on the first surface 2a of the second semiconductor chip 2 is bonded on the upper part of the adhesive layer 3.

The insulator 4 may include such substances as a liquid phase adhesive, an adhesive tape/film, a polyimide, an oxide layer and a nitride layer or other substances that are commonly known in the art for semiconductor chip or package. It is desirable that all these insulators have a nonconductive, soft, and elastic nature. Also, it is desirable that the thickness of the insulator 4 may be more than about 20% of the loop height of the first conductive wires 5.

The insulator 4, but not limited to, is formed in a wafer state before separating into individual semiconductor chips. That is, the insulator 4 can be formed by bonding the nonconductive tape/film on the back surface of the wafer, or by coating the nonconductive liquid phase adhesive or the polyimide on the back surface of the wafer in a spin coating or in a spray manner. Also, the insulator 4 can be formed by evaporating a relatively thicker oxide layer or nitride layer on the back surface of the wafer.

5

After forming the nonconductive tape/film, nonconductive liquid phase adhesive, polyimide, oxide layer or nitride layer (insulator) on the back surface of the wafer, a plurality of semiconductor chips are separated from the wafer, respectively.

Alternatively, insulator 4 may be formed at the individual semiconductor chip which is already separated from the wafer. Namely, after the semiconductor chip is separated from the wafer, the insulator 4 is formed at back surface of the semiconductor chip as described above.

As mentioned above, after forming insulator 4 on the first surface 2a of the second semiconductor chip 2, the second chip 2 is compressed and adhered to the upper part of adhesive layer 4.

At this time, since thickness of the adhesive layer 3 may be about the same or thinner than the loop height of the first conductive wires 5, the first conductive wires 5 may be contacted with the insulator 4 formed at the first surface 2a of the second semiconductor chip 2. However, the loop height portion of the first conductive wires 5 exposed outward from adhesive layer 3 is about 20% of total loop height in the first conductive wires 5. And thickness of the insulator 4 is more than 20% of the total loop height of the first conductive wires 5. Thus, the first conductive wires 5 do not directly contact to the first surface 2a of the second semiconductor chip 2.

25

5

Even in the case that the loop height portion of the first conductive wires 5 become exposed outward from adhesive layer 3, the first conductive wires 5 do not directly contact to the first surface 2a of the second semiconductor chip 2 by the insulator 4. Also, since the insulator 4 has a nonconductive, soft, and elastic nature, the first conductive wires 5 have no electrical or mechanical damages. Namely, the first conductive wires 5 can be easily overlapped or superimposed with the insulator 4 and the conductive wires 5 can be independent in the insulator 4. Thus, the first conductive wires 5 do not short each other and aren't heavily damaged by the insulator 4. The tape/film as the insulator 4 seems to have the most soft and elastic nature among the insulator mentioned above.

An edge pad type semiconductor chip 2, in which a plurality of input-output pads 2c is formed at the inner circumference of the second surface 2b, is illustrated in the FIG.

1. However, a center pad type semiconductor chip 2, in which a plurality of input-output pads 2c is formed at the center of the second surface 2b, can also be used.

Continuously, the input-output pads 2c of the second semiconductor chip 2 and the substrate 7 can be bonded to each other by the second conductive wires 6, as described above or its equivalent.

As shown in FIG. 1A and 1B, which is a magnified view of circle I as shown in FIG. 1, the above conventional normal wire bonding is constructed in such a manner that an end of the

25

5

conductive wire 5 is bonded on the input-output pad 1c of the semiconductor chip 1 by conductive ball 51(ball bonding). Then the other end of the conductive wire 5 is bonded on the substrate 7 by stitch bonding.

As shown in FIG. 1A, if the adhesive layer 3 does not cover the input-output pads 1c, the wire bonding can be performed selectively before or after formation of the adhesive layer 3.

However, as shown in FIG. 1B, if adhesive layer 3 covers the input-output pads 1c, then the wire bonding must be performed before forming the adhesive layer 3. Here, if the adhesive layer 3 covers the input-output pads 1c of the semiconductor chip 1, the nonconductive liquid phase adhesive as adhesive layer 3 is generally used. That is, the adhesive tape as adhesive layer 3 may affect damages in the first conductive wires 5.

According to the stacking structure 11 of the present invention, the first conductive wires 5 are not directly contacted with the first surface 2a of the semiconductor chip 2. Thus, the phenomenon of an electrical short will not occur. Furthermore, mechanical damage of the first conductive wires 5 can also be prevented. Though the first conductive wires 5 are contacted with the insulator 4, electrical or mechanical damage has never occurred. That is, because of a nonconductive, soft and elastic nature of insulator 4, the first conductive wires 5 can be easily overlapped or superimposed with the insulator 4 and the conductive wires 5 can be independent in the insulator 4. Thus, the first conductive wires 5 do not short each other and aren't heavily

-9-

damaged by the insulator 4.

Also, the thickness of the adhesive layer 3 can adequately become thinner. Namely, in prior art, the adhesive layer 3 should be formed in substantially twice the thickness of the loop height of the first conductive wires 5. However, in the present the invention, the adhesive layer 3 can be formed in the same thickness as the loop height of the first conductive wires 5 or a thickness that is less than the loop height. Thus, this invention can diminish a total thickness of the stacking structure of the semiconductor chips.

Referring to FIG. 2, a sectional view of another embodiment of the present invention is illustrated. Referring also to FIG.2A and 2B, magnified views of circle II shown in FIG. 2 are also illustrated. Since a stacking structure 12 illustrated in FIG. 2 is constructed in a similar manner to the stacking structure of FIG. 1, only differences existing there between will be described herein below.

As shown in FIG. 2 or FIG. 2A, the first and the second conductive wires 5 and 6 are not formed from a conventional normal bonding manner. Instead, a reverse bonding manner is used. Namely, the conventional normal bonding is constructed in such a manner that an end of the conductive wire is bonded on the input-output pad of the semiconductor chip by ball bonding. The other end of the conductive wire is then bonded on the substrate by stitch bonding.

25

5

10

The state of the same of the s

15

20

5

Meanwhile, the reverse bonding is constructed in such a manner that an end of the conductive wire 5 is bonded on the substrate by conductive ball 51' (ball bonding). Then the other end of the conductive wire 5 is bonded on the input-output pad 1c of the semiconductor chip 1 by stitch bonding. Of course, a conductive ball 51 is formed on the input-output pads of semiconductor chip 1 by the conductive wire 5 in advance in order to alleviate an impulse created by the stitch bonding. The reverse bonding can be applied to all the first and second conductive wires 5 and 6 by which the first semiconductor chip 1 and the second semiconductor chip 2 are connected to the substrate respectively.

In the case where the reverse bonding is used, the thickness of the adhesive layer 3 can be thinner owing to a lower loop height of the first conductive wires 5. That is, as the loop height of the conductive wire 5, which is bonded by the stitch bonding, is very low, the thickness of the adhesive layer 3 can be reduced sharply.

Also, since the loop height of the conductive wires 5 is low, when the second semiconductor chip 2 is adhered or compressed to the adhesive layer 3, the first conductive wires 5 have less mechanical stress than the first embodiment. Thus, the first conductive wires 5 can not create an electrical short or mechanical damage.

25

5

In certain cases, the insulator 4 having elevated bonding power can be used as bonding materials without using the adhesive layer 3. Nevertheless, since the insulator 4 has the nonconductive, soft and elastic nature, the first conductive wires 5 can not create an electrical short or mechanical damage.

Of course, the adhesive layer 3 may cover the inputoutput pads 1c of the first semiconductor chip 1 (not shown) and the second conductive wires 6 may connect between the input-output pads 2c and the substrate 7 by normal bonding.

Further, as shown in FIG.2B, a wedge bonding manner can be applied to the first and the second conductive wires 5 and 6 in order to lower the loop height. That is, the wedge bonding is constructed in such a manner that an end of the conductive wire is bonded on the input-output pad of the semiconductor chip by stitch bonding. Then, the other end of the conductive wire is bonded on the substrate by stitch bonding.

Similarly, in the case where the wedge bonding is used, the thickness of the adhesive layer 3 can be thinner owing to a lower loop height of the first conductive wires 5. That is, as the loop height of the conductive wire, which is bonded by the stitch bonding, is very low, the thickness of the adhesive layer 3 can be reduced sharply.

Also, since the loop height of the conductive wires 5 is low, when the second semiconductor chip 2 is adhered or compressed to the adhesive layer 3, the first conductive wires 5 have less mechanical stress than the first embodiment.

W2K1070 -12-

5

Referring to FIG. 3, a sectional view of another embodiment of the present invention is illustrated. Also referring to FIG.3A and 3B, magnified views of circle III as shown in FIG. 3 are illustrated. Since a stacking structure 13 is constructed in a similar manner to the stacking structure 12 of FIG. 2, only differences existing there between will be described herein below. As shown in FIG. 3 and 3A, the first and the second conductive wires 5 and 6 are formed by a reverse bonding manner. The conductive ball 51 is formed on the input-output pads 1c and 2c of the semiconductor chip 1 and 2 by the conductive wire in advance in order to alleviate an impulse created by the stitch bonding.

Furthermore, a supporter 52 is formed on the upper part of the conductive wires 5 connected with input-output pads 1c of the semiconductor chip 1. Namely, the supporter 52 is formed on the upper part of the conductive balls 51 and the first conductive wires 5 together. Also, the supporter 52 may be formed on the outside of the input-output pads 1c. For example, a plurality of the supporters 52 can be formed on the inner circumference of the second surface 1b of the semiconductor chip 1.

The supporter 52 may be formed after wire bonding. Namely, first of all, the conductive ball 51 is formed on the input-output pads 1c, and the first conductive wire 5 is bonded to the conductive ball 51. At last, the supporter 52 is formed on the first conductive wire 5 superimposed over the conductive ball 51.

The supporter 52 may be formed by conventional stud bump forming manner. For example, a ball is formed at end of a conductive wire, and the ball is fused to the top of the first conductive wire 5. The conductive wire is then cut off except the ball. Furthermore, another ball is formed at the end of the conductive wire, and this ball is bonded to the fused ball above mentioned. As for a repetition of this manner, as shown in FIG. 3A, a raw type conductive ball forms the supporter 52.

The supporter 52 may include such substances as gold, silver, copper, and solder or other substances that are commonly known in the art for the semiconductor chip. The above listing of substances should not be seen as to limit the scope of the present invention.

Meanwhile, the supporter 52 is contacted with the bottom of the insulator 4 formed on the second semiconductor chip 2 so as to support the second semiconductor chip 2. Thus, since the supporter 52 supports many portions of the insulator 4 formed on the semiconductor chip 2, the semiconductor chip 2 will be supported more stable. Of course, the adhesive layer 3 may cover the input-output pads 1c of the first semiconductor chip 1 and the supporter 52.

Further, as shown in FIG.3B, a wedge bonding manner can be applied to the first and the second conductive wires 5 and 6 in order to lower the loop height.

-14-

25

5

Similarly, the supporter 52 is formed on the upper part of the conductive wires 5 connected with input-output pads 1c of the semiconductor chip 1. The supporter 52 is contacted with the insulator 4 so as to support the second semiconductor chip 2. Thus, since the supporter 52 supports the insulator 4 formed on the semiconductor chip 2, the semiconductor chip 2 becomes more stable.

Also, since the conductive wires 5 is covered with supporter 52, when the second semiconductor chip 2 is adhered or compressed to the adhesive layer 3, the first conductive wires 5 have less mechanical stress than the previous embodiments.

Referring to FIG. 4, a sectional view of another embodiment of the present invention is illustrated. And referring to FIG.4A, magnified views of circle IV as shown in FIG. 4 is illustrated. Since a stacking structure 14 is constructed in a similar manner to the stacking structure 12 of FIG. 2, only differences existing there between will be described herein below.

As shown in the drawings, there is a center pad type semiconductor chip 1 in which a plurality of input-output pads 1c are formed at the center of the second surface 1b. Also, the input-output pads 1c of the first semiconductor chip 1 and the substrate 7 are bonded to each other by the reverse bonding of the first conductive wires 5.

The reverse bonding manner, as described above, has advantages in that the thickness of the adhesive layer 3 can be thinner. Furthermore, the first conductive wires 5 don't make

W2K1070 -15-

25

5

contact with the region except for the input-output pads 1c of the first semiconductor chip 1 without increasing the loop height.

Here, it is, but not limited to, that a nonconductive liquid phase adhesive is used as the adhesive layer 3. That is, as a certain portion of the first conductive wires 5 is positioned at the inside of the adhesive layer 3, it is desirable to use the nonconductive liquid phase adhesive rather than solid phase adhesive tape. In other words, the input-output pads 1c of the first semiconductor chip 1 and the substrate 7 is bonded to each other by the reverse bonding of the first conductive wires 5. Of course, conductive balls 51 are formed on the input-output pads 1c of the semiconductor chip 1 by the conductive wire in advance in order to alleviate an impulse created by the stitch bonding.

The nonconductive liquid phase adhesive is applied to the first surface 1a of the first semiconductor chip 1 and is hardened. Then, the second semiconductor chip 2, to which the insulator 4 is stuck, is bonded on the adhesive layer 3. The insulator 4 may include such substances as a nonconductive liquid phase adhesive, a nonconductive adhesive tape/film, a polyimide, an oxide layer and a nitride layer or other substances that are commonly known in the art for semiconductor chips or packages, as described above. Again, the listing of the above substances should not be seen as to limit the scope of the present invention.

Further, a wedge bonding can be applied to the first and the second conductive wires 5 and 6 in order to lower the loop

25

5

height. That is, the wedge bonding is constructed in such a manner that an end of the conductive wire is bonded on the substrate by stitch bonding. Then, the other end of the conductive wire is bonded on the input-output pad of the semiconductor chip by stitch bonding.

Also, in the FIG. 4, the input-output pads 2c of the second semiconductor chip 2 are bonded to substrate 7 by the reverse bonding of conductive wires 6. However, the normal bonding manner is also possible. Furthermore, the second semiconductor chip 2 of the edge pad type is illustrated in FIG. 4. However, the center pad type is also possible. In this case, the second conductive wires 6 are generally bonded to substrate 7 by the reverse bonding or wedge bonding.

Meanwhile, the stacking structures according to the present invention are described on the basis of the first and the second semiconductor chips 1 and 2. However, a plurality of semiconductor chips (for example, a third semiconductor chip, a fourth semiconductor chip, etc.) may be stacked one up on another. It will be appreciated by those persons skilled in the art that such an arrangement is optional. In other words, the present invention is not limited by a number of the stacked semiconductor chips.

Referring to FIG. 5, a sectional view of another embodiment of the present invention is illustrated. The stacking structure of the semiconductor chip is identical with that of FIG.

W2K1070 -17-

25

5

1. As shown in the FIG. 5, a substrate 70 having a substantially plate form is provided. The substrate 70 includes resin layer 71, a plurality of circuit patterns 72 formed at a top and bottom of the resin layer 71 and a plurality of conductive via 73 connecting the top and bottom circuit patterns 72. The substrate 70, as is generally known, may be a printed circuit board, circuit tape or circuit film. The listing of the substrates 70 should not be seen as to limit the scope of the present invention.

A first semiconductor chip 1 is bonded on a surface of the substrate 70. The semiconductor chip 1 includes a first surface 1a and a second surface 1b, which are substantially in a flat type. A plurality of input-output pads 1c are formed on the second surface 1b of the first semiconductor chip 1.

The input-output pads 1c of the first semiconductor chip 1 and some top circuit patterns 72 of the substrate 70 are bonded to each other by the first conductive wires 5.

An adhesive layer 3 having a predetermined thickness is bonded on the second surface 1b of the first semiconductor chip 1.

A second semiconductor chip 2 having a first surface 2a and a second surface 2b, which are substantially in a flat type, is positioned on the upper part of the adhesive layer 3. A plurality of input-output pads 2c are formed on the second surface 2b of the second semiconductor chip 2. Further, an insulator 4 is formed on the first surface 2a of the second semiconductor chip 2. The input-output pads 2c of the second semiconductor chip 2 and others

top circuit patterns 72 of the substrate 70 are bonded to each other by the second conductive wires 6.

25

5

Moreover, the first semiconductor chip 1, the adhesive layer 3, the second semiconductor chip 2, insulator 4, the first and the second conductive wires 5 and 6 are sealed with sealing material, such as an epoxy molding compound. The area sealed with the sealing material is defined as a sealing part 8.

Finally, conductive balls 9 such as solder balls are fused to the bottom circuit patterns of the substrate 70. Such semiconductor package 15 can be mounted to a mother board later.

Referring to FIG. 6, a sectional view of another embodiment of the present invention is illustrated. The stacking structure of the semiconductor chip is identical with that of FIG. 1. Since the semiconductor package 16 is constructed in a similar manner to the semiconductor package 15 of FIG. 5, only differences existing there between will be described herein below.

As shown in FIG. 6, a perforating hole 74 of which size is larger than that of the semiconductor chip 1 is formed on a center of the substrate 70. A plurality of circuit patterns 72 are formed at the outside of the perforating hole 74. The semiconductor chip 1 is located in the perforating hole 75 so as to form a thinner semiconductor package 15. The input-output pads 1c of the semiconductor chip 1 are bonded to circuit patterns 72 by the first conductive wires 5.

Furthermore, the sealing part 8 is formed inside at the perforating hole 74, and the first surface 1a of the semiconductor chip 1 is exposed outward from the sealing part 8 so as to increase

W2K1070 -20-

25

5

the heat dissipation capability of the first semiconductor chip 1.

Since the semiconductor chip and the substrate is overlapped by each other, the total thickness of the semiconductor package 15 becomes thinner. Furthermore, since the first surface 1a of the semiconductor chip 1 is exposed outward from the sealing part 8, the semiconductor package 15 increases its heat dissipation capability.

Referring to FIG. 7, a sectional view of another embodiment of the present invention is illustrated. A stacking structure of the semiconductor chip is identical with that of FIG. 1. As shown in FIG. 7, a substrate 80 having a substantially plate form is provided. The substrate 80 includes chip mounting plate 81 and a plurality of leads 82 formed at an outside of the chip mounting plate 81. Such a substrate 80, as is generally known, may be a conventional lead frame or a micro lead frame (MLF).

A first semiconductor chip 1 is bonded to the chip mounting plate 81 of the substrate 80. The semiconductor chip 1 includes a first surface 1a and a second surface 1b, which are substantially flat in nature. A plurality of input-output pads 1c are formed on the second surface 1b of the first semiconductor chip 1. The input-output pads 1c of the first semiconductor chip 1 and some leads 82 of the substrate 80 are bonded to each other by the first conductive wires 5.

An adhesive layer 3 having a predetermined thickness is bonded on the second surface 1b of the first semiconductor chip 1.

W2K1070 -21-

25

5

A second semiconductor chip 2 having a first surface 2a and a second surface 2b, which are substantially flat in nature, is positioned on the upper part of the adhesive layer 3. A plurality of input-output pads 2c are formed on the second surface 2b of the second semiconductor chip 2. An insulator 4 is formed on the first surface 2a of the second semiconductor chip 2.

The input-output pads 2c of the second semiconductor chip 2 and others leads 82 of the substrate 80 are bonded to each other by the second conductive wires 6.

Moreover, the first semiconductor chip 1, the adhesive layer 3, the second semiconductor chip 2, insulator 4, the first and the second conductive wires 5 and 6, and the substrate 80 are sealed with sealing material, such as an epoxy molding compound. The area sealed with the sealing material is defined as a sealing part 8. Here, a bottom surface of the chip mounting plate 81 and plurality of leads 82 are exposed outward from the sealing part 8.

Also, these semiconductor packages 15, 16 and 17 can include the stacking structures illustrated in FIG. 2, 3 and 4. Furthermore, the stacking structure according to the present invention is described on the basis of the first and the second semiconductor chips 1 and 2. However, a plurality of semiconductor chips (for example, a third semiconductor chip, a fourth semiconductor chip, etc.) may be stacked one up on another. It will be appreciated by those persons skilled in the art that such an arrangement is optional. In other words, the present invention

-22-

5

is not limited by the number of the semiconductor chip.

According to the stacking structure of the semiconductor chip and the semiconductor package using it, the insulator is further formed on the first surface of the second semiconductor chip, where it can be electrically insulated while the conductive wire is contacted with the insulator.

Also, the insulator is made from a soft or elastic material, thereby preventing the mechanical damage of the conductive wire. Furthermore, the thickness of the adhesive layer can become thinner adequately in order to diminish a total thickness of the stacked semiconductor chip or package.

Moreover, the conductive wire is stuck to the insulator, thereby having the effect of preventing the leaning phenomenon of the conductive wire during the sealing process and or the like.

This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process may be implemented by one of skill in the art in view of this disclosure.

W2K1070 -23-

5

WHAT IS CLAIMED IS:

- 1. A semiconductor package comprising:
- a substrate;
- a first semiconductor chip coupled to a surface of the substrate, the first semiconductor chip having first and second surfaces which are substantially flat in nature;

an adhesive layer coupled to the second surface of the first semiconductor chip;

a second semiconductor chip having first and second surfaces which are substantially flat in nature; and

an insulator coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds wherein the second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.

2. A semiconductor package in accordance with Claim 1 further comprising:

at least one input-output pad being formed on the second surface of the first semiconductor chip; and

at least one first conductive wire connecting the inputoutput pad of the first semiconductor chip and the substrate.

-24-

3. A semiconductor package in accordance with Claim 2 further comprising:

at least one input-output pads formed on the second surface of the second semiconductor chip; and

at least one second conductive wire connecting the inputoutput pads of the second semiconductor chip and the substrate.

- 4. A semiconductor package in accordance with Claim 3 wherein the first semiconductor chip is an edge pad type semiconductor chip in which the input-output pad of the first semiconductor chip is formed at an inner circumference of the second surface.
- 5. A semiconductor package in accordance with Claim 3 wherein the adhesive layer is one selected from a group consisting of: nonconductive liquid phase adhesive, a nonconductive adhesive tape, and combinations thereof.
- 6. A semiconductor package in accordance with Claim 3
 wherein the adhesive layer covers a part of the first conductive
 wire positioned on the input-output pad of the first semiconductor
 chip.

-25-

25

5

- 7. A semiconductor package in accordance with Claim 3 wherein the insulator is one selected from a group consisting of: a nonconductive liquid phase adhesive, a nonconductive adhesive tape/film, a polyimide, an oxide layer, a nitride layer, and combinations thereof.
- 8. A semiconductor package in accordance with Claim 3 wherein a first end of the first conductive wire is bonded on the substrate by ball bonding and a second end of the first conductive wire is bonded on the input-output pad of the first semiconductor chip by stitch bonding.
- 9. A semiconductor package in accordance with Claim 8 wherein a conductive ball is formed on the input-output pad of the first semiconductor chip bonded by the stitch bonding.
- 10. A semiconductor package in accordance with Claim 8 further comprising a supporter formed on the first conductive wire connected on the input-output pad so as to support the second semiconductor chip.
- 11. A semiconductor package in accordance with Claim 3 wherein the first semiconductor chip is a center pad type semiconductor chip in which the input-output pad is formed at the center of the second surface thereof.

-26-

25

5

- 12. A semiconductor package in accordance with Claim 3 wherein a first end of the first conductive wire is bonded on the substrate and a second end of the first conductive wire is bonded on the input-output pad of the first semiconductor chip by stitch bonding.
- 13. A semiconductor package in accordance with Claim 11 wherein a first end of the first conductive wire is bonded on the substrate and a second end of the first conductive wire is bonded on the input-output pad of the first semiconductor chip by stitch bonding.
- 14. A semiconductor package in accordance with Claim 11 wherein the adhesive layer is a nonconductive liquid phase adhesive.
- 15. A semiconductor package in accordance with Claim 11 wherein the insulator is one selected from a group consisting of: a nonconductive liquid phase adhesive, a nonconductive adhesive tape/film, a polyimide, an oxide layer, a nitride layer, and combinations thereof.
- 16. A semiconductor package in accordance with Claim 3 wherein a section of the first conductive wires is contacted with the insulator.

W2K1070 -27-

5

17. A semiconductor package comprising:

a substrate on which a plurality of circuit patterns is formed;

a first semiconductor chip having first and second surfaces wherein the first surface of the first semiconductor chip is coupled to the substrate,

a plurality of input-output pads formed on the second surface of the first semiconductor chip;

an adhesive layer coupled to the second surface of the first semiconductor chip;

a second semiconductor chip having first and second surfaces;

an insulator coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds wherein the second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof;

a plurality of input-output pads formed on the second surface thereof;

a plurality of first conductive wires connecting the input-output pads of the first semiconductor chip and the circuit pattern of the substrate;

a plurality of second conductive wires connecting the input-output pads of the second semiconductor chip and the circuit pattern of the substrate; and

a sealing part for sealing the first semiconductor chip, the adhesive layer, the second semiconductor chip, insulator, and the first and the second conductive wires with sealing material.

18. A semiconductor package in accordance with Claim 17 wherein the substrate is one selected from a group consisting of a printed circuit board, a circuit tape, a circuit film, a lead frame, and combinations thereof.

5

- 19. A semiconductor package in accordance with Claim 17 further comprising a conductive ball coupled to a surface of the substrate.
- 20. A semiconductor package in accordance with Claim 17 wherein the substrate has a perforating hole of which size is larger than that of the first semiconductor chip.

- 21. A semiconductor package comprising:
- a substrate;

a first semiconductor chip coupled to a surface of the substrate, the first semiconductor chip having first and second surfaces which are substantially flat in nature;

an adhesive layer coupled to the second surface of the first semiconductor chip; and

a second semiconductor chip having first and second surfaces which are substantially flat in nature; and

means coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds wherein the second semiconductor chip is coupled to the adhesive layer by the means for preventing shorting of wirebonds.

22. A semiconductor package in accordance with Claim 21 further comprising:

at least one input-output pad being formed on the second surface of the first semiconductor chip;

at least one first conductive wire connecting the inputoutput pad of the first semiconductor chip and the substrate;

at least one input-output pads formed on the second surface of the second semiconductor chip; and

at least one second conductive wire connecting the inputoutput pads of the second semiconductor chip and the substrate.

25

20

5

23. A method of forming a semiconductor package comprising:

providing a substrate;

coupling a first semiconductor chip to a surface of the substrate, the first semiconductor chip having first and second surfaces which are substantially flat in nature;

laying an adhesive layer to the second surface of the first semiconductor chip; and

providing a second semiconductor chip having first and second surfaces which are substantially flat in nature; and

forming an insulator coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds wherein the second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.

24. The method of Claim 23 further comprising:

forming at least one input-output pad on the second surface of the first semiconductor chip; and

coupling at least one first conductive wire from the input-output pad of the first semiconductor chip to the substrate.

-32-

5. The method of Claim 23 further comprising:

forming at least one input-output pads on the second surface of the second semiconductor chip; and

connecting at least one second conductive wire from the input-output pads of the second semiconductor chip to the substrate.

26. The method of Claim 23 further comprising:

providing an edge pad type semiconductor chip as the first semiconductor chip; and

forming the input-output pad of the first semiconductor chip at an inner circumference of the second surface.

27. The method of Claim 23 further comprising:

ball bonding a first end of the first conductive wire to the substrate; and

stitch bonding a second end of the first conductive wire to the input-output pad of the first semiconductor chip.

28. The method of Claim 27 further comprising forming a conductive ball on the input-output pad of the first semiconductor chip bonded by the stitch bonding.

W2K1070

5

10

20

5

- 29. The method of Claim 27 further comprising forming a supporter on the first conductive wire connected on the input-output pad so as to support the second semiconductor chip.
 - 30. The method of Claim 23 further comprising:

providing a center pad type semiconductor chip as the first semiconductor chip; and

forming the input-output pad at a center of the second surface thereof.

31. The method of Claim 23 further comprising:

bonding a first end of the first conductive wire to the substrate; and

stitch bonding a second end of the first conductive wire to the input-output pad of the first semiconductor chip.

32. The method of Claim 30 further comprising:

bonding a first end of the first conductive wire to the substrate; and

stitch bonding a second end of the first conductive wire to the input-output pad of the first semiconductor chip.

-34-

10

5

ABSTRACT OF THE INVENTION

A semiconductor package and a method of producing the same has a substrate. A first semiconductor chip is coupled to a surface of the substrate. The first semiconductor chip has a first and second surfaces which are substantially flat in nature. An adhesive layer is coupled to the second surface of the first semiconductor chip. A second semiconductor chip having first and second surfaces which are substantially flat in nature is further provided. An insulator is coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds. The second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.

FIG. 1




FIG. 1A




FIG. 1B




FIG. 2




FIG. 2A




FIG. 2B




FIG. 3




FIG. 3A






FIG. 3B








FIG. 5




FIG. 6





FIG. 7



	Attorney Docket Number	W2K1070		
DECLARATION FOR UTILITY OR DESIGN	First Named Inventor	Oh et al.		
PATENT APPLICATION (37 CFR 1.63)	COMPLETE IF KNOWN			
	Application Number			
Declaration Declaration	Filing Date			
Submitted OR Submitted after Initial	Art Unit			
with Initial Filing (surcharge (37 CFR 1.16 (e)) required)	Examiner Name			

As the below named inventor, I here	eby declare that:			s syde
My residence, mailing address, and ci	itizenship are as stated belo	ow next to my name.		
I believe I am the original and first inve	entor of the subject matter v	which is claimed and for which	ch a patent is soug	ht on the invention entitled:
STACKING STRUCTUR PACKAGE USING IT	E OF SEMICOND	UCTOR CHIPS AI	ND SEMICO	NDUCTOR
	(Title of the I	nvention)		
the specification of which				
is attached hereto				
OR was filed on (MM/DD/YYYY)		as United States A	pplication Number	or PCT International
Application Number	and was amend	ed on (MM/DD/YYYY)		(if applicable).
I hereby state that I have reviewed and any amendment specifically referred to		of the above identified speci	fication, including t	he claims, as amended by
l acknowledge the duty to disclose info applications, material information whicl international filing date of the continual	h became available betwee	p patentability as defined in In the filing date of the prior	37 CFR 1.56, inclu- application and the	ding for continuation-in-part a national or PCT
hereby claim foreign priority benefits breeder's rights certificate(s), or 365(a States of America, listed below and h breeder's rights certificate(s), or any claimed.	a) of any PCT international ave also identified below, t	l application which designat by checking the box, any fo	ted at least one co reign application fo	ountry other than the United or patent, inventor's or plant
Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached? YES NO
2001-12326	Rep. of Korea	03/09/2001		
Additional foreign application nur	nbers are listed on a supple	emental priority data sheet F	TO/SB/02B attach	ed hereto:

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 21 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/01 (10-01)
Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Utility or Design Patent Application

■ Ulrect all correspondence to: ▼ I	mer Number Code Labe	7.53	504	OR Cor	respondence address below
Name		e			
Address					
City			State		ZIP
Country	Tele	ephone			Fax
I hereby declare that all statements made here are believed to be true; and further that these made are punishable by fine or imprisonment, validity of the application or any patent issued to	e statements , or both, un	ts were made with	h the kn	nowledge that willful false	statements and the like so
NAME OF SOLE OR FIRST INVENT	OR :	A petition h	nas bed	en filed for this unsign	ned inventor
Given Name Kwang Seok (first and middle [if any])				Oh y Name rname	
Inventor's Signature	- N	7			Date 04/12-/2:00/
Seoul Residence: City		State		Rep. of Korea	Rep. of Korea
403-9, 2-ga, Samseor	n-dong, S	eongbuk-gu			
Seoul city		State		ZIP	Rep. of Korea
NAME OF SECOND INVENTOR:		A petition ha	s been	filed for this unsigne	ed inventor
Given Name Jong Wook (first and middle [if any])			Family or Sur	y Name Tame	
Inventor's Signature					Date 04/12/2001
Seoul Residence: City		State		Rep. of Korea	Rep. of Korea
Mailing Address 224-51, Noryangjin2-	dong, Doi	ngjak-gu			
Seoul city		State		ZIP	Rep. of Korea
Additional inventors are being named on t	the 1_sup	plemental Additic	onal Inve	entor(s) sheet(s) PTO/SB/	02A attached hereto.

PTO/SB/02A (10-00)
Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION

The state of the s

ADDITIONAL INVENTOR(S) Supplemental Sheet Page 1 of 1

Name of Additional Joint Inventor, if a	iny:	☐ A petition ha	is been file	d for't	his unsigned inventor
Young Kuk Given Name		Family Name or Surname	Park		
Inventor's Signature	2				Date (2/04/0)
Seoul Residence: City	State	Rep. of Korea Rep. of Korea			
335-13, Namkwajwa2-dong, Seodaen Mailing Address	nun-gu		·		- CALLEGIO III P
Mailing Address					
_{City} Seoul	State	ZIP		ep. c	of Korea
Name of Additional Joint Inventor, if a	ny:	☐ A petition has	been filed	for this	s unsigned inventor
Given Byoung Youl Name		Family Name or Surname	<i>I</i> lin		
Inventor's Stray ful A	ٽ				Date 12/04/01
Seoul Residence: City	State	Rep. of Kor	ea		Rep. of Korea
#701, ChungamVillart, 650, Daechi	-dong, Kang	nam-gu			
Mailing Address					
Seoul	State	Rep. of Korea ZIP Country			
Name of Additional Joint Inventor, if a	ny:	☐ A petition has b	een filed fo	r this i	unsigned inventor
Given Name		Family Name or Surname			
Inventor's Signature					Date
Residence: City	State Country Citizenship		Citizenship		
Mailing Address					
Mailing Address					
City	State	ZIP		Cou	ntry

Burden Hour Statement: This form is estimated to take 21 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

PTO/SB/02B (11-00)
Approved for use through 10/31/2002. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Supplemental Priority Data Sheet

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority	Certified Copy Attached? YES NO
	,			
· 				

Burden Hour Statement: This form is estimated to take 21 minutes to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.